Notice: Undefined index: linkPowrot in C:\wwwroot\wwwroot\publikacje\publikacje.php on line 1275
Publikacje
Pomoc (F2)
[53410] Artykuł:

Digital equalizer for data acquisition path, constructed using IIR filters

(Cyfrowy equalizer w ścieżce akwizycji danych, wykonany z wykorzystaniem filtrów IIR)
Czasopismo: IFAC-PapersOnLine   Tom: 49, Zeszyt: 25, Strony: 342-345
ISSN:  2405-8963
Wydawca:  ELSEVIER SCIENCE BV, PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
Opublikowano: Grudzień 2016
Liczba arkuszy wydawniczych:  0.50
 
  Autorzy / Redaktorzy / Twórcy
Imię i nazwisko Wydział Katedra Procent
udziału
Liczba
punktów
Mariusz Wiśniewski orcid logoWEAiIKatedra Systemów Informatycznych *507.50  
Mirosław Wciślik orcid logoWEAiIKatedra Elektrotechniki Przemysłowej i Automatyki**507.50  

Grupa MNiSW:  Materiały z konferencji międzynarodowej (zarejestrowane w Web of Science)
Punkty MNiSW: 15
Klasyfikacja Web of Science: Proceedings Paper


Pełny tekstPełny tekst     DOI LogoDOI     Web of Science Logo Web of Science    
Keywords:

signal processing  signal correction  digital filters  IIR  ADC  FPGA 



Abstract:

The paper deals with method of designing of a digital equalizer for analog signal path with ADC and low-order low-pass filter on its front. The correction effect is achieved through use of the IIR digital filters, designed in equalization purposes of the magnitude frequency response. The application of an equalizer allows to gain high attenuation in cutoff band and expand the signal bandwidth. Simultaneously it allows using low order anti-aliasing analog filter on ADC front. The equalizer can operate as a separate device or could be build-in signal processor (or in any other signal processing ASIC). In the first case it could be prepared as a module, implemented in FPGA device.



B   I   B   L   I   O   G   R   A   F   I   A
1. Altera Corporation (2014), Cyclone V handbook, http://www.altera.com
2. K. Asada, T. Itabashi, "Filter circuit for noise cancellation, noise reduction signal production method and noise canceling system", US Patent App. 2016008659
3. E. Balestrieri, P. Daponte, S. Rapuano, "A state of the art on ADC error compensation methods", IEEE Transactions on Instrumentation and Measurement, 54 (4) (2005), pp. 1388–1394
4. H.S. Black (1953), "Modulation Theory", Van Nostrand Reinhold
5. S.M. Jamal, D. Fu, N.C.J. Chang, P.J. Hurst, S.H. Lewis, "A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration" IEEE J. Solid-State Circuits, SC-37 (12) (2002), pp. 1618–1627
6. J.E. Johnston, "A 24-bit delta–sigma ADC with an ultra-low noise chopper-stabilized programmable gain instrumentation amplifier",
Computer Standards & Interfaces, 23 (2) (2001), pp. 123–128
7. P. Kiss, J. Silva, A. Wiesbauer, T. Sun, U.K. Moon, J.T. Stonick, G.C. Temes, "Adaptive digital correction of analog errors in MASH ADCs. II. Correction using test-signal injection", Circuits and Systems II: Analog and Digital Signal Processing, IEEE Trans. on, 47 (7) (2000)
8. I. Kollár, Y. Rolain, "Complex correction of data acquisition channels using FIR equalizer filters", Instrumentation and Measurement, IEEE Transactions on, 42 (5) (1993), pp. 920–924
9. J.W. Leis, "Digital Signal Processing Using MATLAB for Students and Researchers", John Wiley & Sons (2011), p. 82
10. Y.C. Lim, Y.X. Zou, J.W. Lee, S.C. Chan, "Time – interleaved analog-to-digital converter compensation using multichannel filters", Circuits and Systems I: Regular Papers, IEEE Transactions on, 56 (10) (2009), pp. 2234–2247
11. W. Namgoong, "Finite-length synthesis filters for nonuniformly time-interleaved analog-to-digital converter", Proc. IEEE Int. Circuits Systems Symp., 4 (2002), pp. 815–818
12. A.V. Oppenheim, R.W. Schafer, "Discrete-Time Signal Processing", Prentice-Hall (1989)
13. J.M.D. Pereira, P.M.B.S. Girao, A.M.C. Serra, "An FFT-based method to evaluate and compensate gain and offset errors of interleaved ADC systems", IEEE Trans. Instrum. Meas., 53 (2) (2004), pp. 423–430
14. I. Pitas, A.N. Venetsanopoulos, "Nonlinear Digital Filters: Principles and Applications", Springer Science & Business Media (2013)
15. M. Seo, M.J. Rodwell, "Comprehensive digital correction of mismatch errors for a 400-msamples/s 80-db sfdr time-interleaved analog-to-digital converter", IEEE Trans. On Microwave Theory and Techniques, 53 (3) (2005)
16. Tsung-Heng Tsai, PaulJ. Hurst, StephenH. Lewis, "Bandwidth mismatch and its correction in time-interleaved analog-to-digital converters", IEEE Trans. on Circuits and Systems, 53.10 (2006), p. 1133
17. S.V. Vaseghi, "Advanced Signal Processing and Digital Noise Reduction", Springer-Verlag (2013)
18. C.S. Williams, "Designing Digital Filters", Prentice-Hall (1986) 1986